# A 56 GHz 19 fs RMS-Jitter Sub-Sampling Phase-Locked Loop for 112 Gbit/s Transceivers

P. Kurth, *Student IEEE*, K. Misselwitz, U. Hecht, *Student IEEE*, and F. Gerfers, *Member IEEE* Mixed Signal Circuit Design, Technische Universität Berlin, Einsteinufer 17, 10587 Berlin, Germany https://orcid.org/0000-0002-6164-5756

*Abstract***—This paper presents a 56 GHz Sub-Sampling Phase-Locked Loop (SSPLL) for an optical transceiver system. It employs an LC oscillator without frequency multiplier featuring a novel combined resonator for high purity signals, a differential trackand-hold with dummy samplers, a charge pump with feedback amplifiers and specialized input pairs for high voltage operation. The sub-sampling architecture allows for ultra-low phase noise at low offset frequencies, while far-out phase noise is minimized due to the used high-purity oscillator. The phase noise at an 1 MHz amounts to** −**127 dBc/Hz, resulting in a total integrated jitter of 19 fs (range from 1 kHz to 1 GHz). This 56 GHz SSPLL enables next-generation wire-line optical communication standards with over 100 Gbit/s.**

*Index Terms***—Sub-Sampling Phase-Locked Loop, Frequency Synthesizer, Millimeter-Wave, LC Oscillator, Wire-line, Optical Transceiver**

# I. Introduction

Next-generation optical wire-line communication standards aim for 400 Gbit/s in four lanes, which requires at least 100 Gbit/s per lane. A good compromise between modulation depth and speed is sending two symbols per period (pulseamplitude modulation 4; PAM-4) with a clock frequency of 56 GHz, leaving room for error correction and overhead. This enables the use of vertical-cavity surface-emitting lasers (VCSEL) with typical bandwidths of around 30 GHz [1]. These devices allow (with multi-mode fibers) for cheap assembly at the cost poor performance, as these components exhibit significant imperfections such as non-linearities and stimulusdependent relaxation oscillations. This requires either non-linear equalization filters [2] or linear versions with many taps [3], including sub-unit-interval (UI) taps. For this, high precision frequency synthesizers with ultra-low phase noise/jitter are needed.

Figure 1 shows the overall system architecture of an optical transceiver. The transmitter (TX) and receiver (RX) chip are to be realized as single-chip solution in CMOS with the driver, the slicer, clock-and-data recovery (CDR) and the clock generation on each chip. The tolerable root-mean-squared (RMS) jitter of the clocking system amounts to less than 75 fs for a transceiver system with two bits for symbols and four bits for equalization and a target bit-error-rate (BER) of  $10^{-12}$  [4].

Modern high-performance phase-locked loop (PLL) designs can be either analog or digital, where all-digital PLLs have been starting to meet/exceed analog PLL performance [5]. Among analog PLLs, the major implementation techniques include injection-locked PLLs [6] and type-II PLLs with a



Fig. 1: Top-level system architecture of the optical wire-line transceiver, including transmitter (TX), receiver (RX), laser (VCSEL) and photo diode.

phase-frequency detector (PFD). Another type of phase detector can be built by using a track-and-hold (T&H) in a so-called subsampling PLL (SSPLL). This type has been proven to enable lowest-noise PLLs while also having low power consumption [7]. The main advantage of SSPLLs is their lack of a frequency divider, which increases the effective charge pump gain and therefore lowers the loop noise by  $N^2$ , where N is the ratio of the output and reference frequency [7].

This work presents the design of a sub-sampling phaselocked loop to be used as frequency synthesizer in a complete optical transceiver system. The paper is organized as follows: The overall system architecture is discussed in section II, where the individual components and their features are highlighted. The simulation results are shown in section III and section IV concludes the paper.

# II. Implementation

Figure 2 shows the top-level architecture of the entire PLL. The output of the oscillator is buffered by an intermediate buffer and then sampled by the track-and-hold. The charge pump following the T&H only operates during the hold phase, enabled by a pulse signal (generated by a dedicated pulser). The loop filter is a simple low-pass with two poles and one zero. Besides the sub-sampling loop, a classical type-II PLL with a phase-frequency detector is used for frequency locking, as the sub-sampling loop can lock to any integer multiple of the reference frequency.

The PLL is designed for an input reference frequency of 1 GHz and an output frequency of 56 GHz. It is an integer-N architecture, as no fractional tuning is needed for the application. As the out-of-band phase noise is dominated by the voltagecontrolled oscillator (VCO), an LC-oscillator is used since these provide highest phase noise performance of integrated

This paper has been accepted for publication as: P. Kurth, K. Misselwitz, U. Hecht and F. Gerfers, "A 56 GHz 19 fs RMS-Jitter Sub-Sampling Phase-Locked Loop for 112 Gbit/s Transceivers", 2021 IEEE International Symposium on Circuits and Systems (ISCAS), Daegu, Korea, 2021, pp. 1-5, doi: 10.1109/ISCAS51556.2021.9401543. © 2021 IEEE. Personal use of this material is permitted. Permission from IEEE must be obtained for all other uses, in any current or future media, including reprinting/republishing this material for advertising or promotional purposes, creating new collective works, for resale or redistribution to servers or lists, or reuse of any copyrighted component of this work in other works.



Fig. 2: Top-level architecture with both the sub-sampling and the frequency-locking loop.

oscillators. As the in-band phase noise of an SSPLL is very low, the loop bandwidth is maximized to filter out most of the oscillator noise. The poles and zeros of the filter are then accordingly chosen while maintaining system stability. Following this overview, the critical building blocks will be highlighted in more detail.

### *A. Phase detector: Track-and-hold*

The track-and-hold faces the highest frequencies in the loop, as it samples the oscillator directly, without any intermediate frequency dividers. This means that the sampling capacitors need to be very small as a bandwidth of more than 56 GHz is needed for appropriate settling. The sizing of the switches is a compromise between the on-resistance and the parasitic capacitances. Furthermore, the oscillator output signals cover the entire supply range, requiring transmission gates as switches, as opposed to simple nMOS/pMOS switches. To reduce uneven oscillator loading, the T&H operates in a ping-pong fashion and therefore uses four transmission gates in total (two for differential operation in each ping-pong phase). The sampling capacitors are as low as 5 fF, but as the loop noise is strongly suppressed by the high phase detector gain this does not impair the overall noise performance of the PLL [7].

The sampler poses a heavy load for the oscillator, therefore an intermediate oscillator buffer is implemented. It is built as simple nMOS inverter with pMOS current source load. The oscillator output signal is AC coupled into the buffer. The buffer is also needed for isolating the oscillator from the trackand-hold, as a direct connection increases reference spurs by loading the oscillator.

#### *B. Charge Pump*

The charge pump converts the sampled oscillator output voltage into a proportional current. The used transistors have a variety of oxide thickness for different voltages: The front-end differential pair uses transistors with medium thickness as to enable operation over the entire voltage range of the oscillator signal. As this requires rail-to-rail action, a differential pair with pMOS input and a supply voltage of 1.8 V is used, allowing input signals up to the core voltage of 0.9 V. The current mirror for the differential pair is therefore built with high-voltage transistors, as speed is not important for these devices. The



Fig. 3: Implementation of the track-and-hold (dummies not shown) and the intermediate oscillator buffer with AC coupling.



Fig. 4: Charge pump with dummy differential pair, feedback amplifier and split power supplies. The input transistor are thick-oxide devices.

back-end of the charge pump is then built with core devices, as they enable fast switching. Besides the input differential pair, the charge pump features a second, identical differential pair which follows the dummy sampler in order to equalize the loading. This significantly reduces the reference spurs. The mirrored current of the differential pair is only passed to the output at a reduced pulse duration, which is generated by the pulser. This circuit uses delay- and AND-gates for generating appropriate pulse signals. The charge pump uses a feedback amplifier for to stabilize the circuit operating point during the transitions. A further improvement could be a auto-zeroing action which lowers flicker noise input offset voltage [8], but the amount of phase noise in the respective frequency range has only little impact on the overall integrated jitter, as shown in the simulation results. The input offset voltage of the charge pump introduces no performance issues, as this only translates into a locking point where a point different from the zero crossing of the oscillator signal is sampled, resulting only in a negligible constant phase shift.

# *C. LC-Oscillator*

The LC-oscillator uses a standard architecture for simplicity with two complementary cross-coupled pairs, but optimizes the quality of the resonator by integrating both the inductor and the capacitor in the thick, high-quality RF-capable metal usually

This paper has been accepted for publication as: P. Kurth, K. Misselwitz, U. Hecht and F. Gerfers, "A 56 GHz 19 fs RMS-Jitter Sub-Sampling Phase-Locked Loop for 112 Gbit/s Transceivers", 2021 IEEE International Symposium on Circuits and Systems (ISCAS), Daegu, Korea, 2021, pp. 1-5, doi: 10.1109/ISCAS51556.2021.9401543. © 2021 IEEE. Personal use of this material is permitted. Permission from IEEE must be obtained for all other uses, in any current or future media, including reprinting/republishing this material for advertising or promotional purposes, creating new collective works, for resale or redistribution to servers or lists, or reuse of any copyrighted component of this work in other works.



Fig. 5: Core LC-voltage-controlled-oscillator with combined resonator on RF metal. The bias current and the capacitive bank both have four bits for calibration.

used for inductors. This removes the harmful interconnect resistance between the two elements which greatly influences the quality factor of the entire resonator. As this governs the overall purity [9], the noise performance of the oscillator is optimized in this way. Furthermore, this results in a very areaefficient design.

The analog tuning is done with MOS varactors, the coarse frequency can be calibrated with a capacitive bank with four binary-weighted bits. The oscillator can furthermore be tuned in its biasing via the top current source, which also uses four bits for calibration. The simulated phase noise of the oscillator at an offset frequency of 1 MHz is −95 dBc/Hz with a flicker noise corner in the same frequency range. However, the loop bandwidth of the PLL is high enough to filter out any flicker phase noise of the oscillator. The analog tuning range of the oscillator is large enough to cover the possible locking points of the SSPLL (steps of 1 GHz). The capacitive bank has a doubled resolution (approximately 500 MHz) to ensure coverage of the entire tuning range over all possible process variations. The entire tuning range is around 7 GHz, from 53 GHz to 60 GHz. The oscillator consumes 4.5 mW from a 1.8 V power supply and achieves  $\mathcal{L} = -93$  dBc/Hz at 1 MHz, resulting in a FoM of −181.4 dBc/Hz.

## *D. Frequency Lock*

The nature of the sub-sampling phase detector leads to the PLL not having an absolute frequency reference, therefore a locking to any integer multiple of the reference frequency is possible. To solve this issue, a frequency-locking mechanism is needed, which can be done by incorporating a typical type-II PLL next to the SSPLL. Here frequency dividers are needed, as a regular phase-frequency detector (PFD) is used to compare the reference and output frequency. The PFD implementation adds a deliberate dead zone, as only frequency lock (no phase lock) is needed. The output frequency needs to be divided



Fig. 6: Implementation of the frequency-locked loop control with corresponding waveforms. The PLL core ensures correct locking when the frequency is in range.

by 56, which can be broken into  $2 \times 2 \times 2 \times 7$ . The first two by-two-dividers are built in current-mode-logic (CML) as these dividers face highest signal frequencies of 56 GHz and 28 GHz. A resistive-loaded differential pair with nMOS-input acts as buffer between both CML stages. The third stage is implemented with two clocked CMOS  $(C<sup>2</sup>MOS)$  logic, as this enables medium-to-high speeds at low power consumption. For the last divider stage, a typical latch-based divider with NOR-gates is implemented [10] with the  $C<sup>2</sup>MOS$  latches as D-flip-flops. The final block in the frequency-locked loop is a digital counter with an up- and down-input. As long as the reference and the divided output frequencies do not match, the counter will either receive more ups or downs. Only in approximate lock the counts will be the same. The counter has four bits, all of which are used to control the four bit binary-weighted capacitive bank of the LC-oscillator.

Figure 6 shows the implementation of the frequency-locking loop with its individual circuits and waveforms. As the frequency can only be controlled coarsely, the counter value will jump between two values, while the PLL core is still locking. Once the entire PLL is in lock, the PFD will not detect any frequency deviation and the counter value will stay constant. In this state, the entire frequency-locking system can be turned off, as the core PLL will not loose phase lock, therefore always keeping the right ratio between the input and the output frequencies. This significantly increases the efficiency of the entire PLL, as the CML frequency dividers consume a lot of power.

## III. Simulation Results

The SSPLL is built in a 22 nm FDSOI CMOS technology. It is simulated in periodic steady state (PSS) simulation mode in various process corners and with monte carlo random sampling.

This paper has been accepted for publication as: P. Kurth, K. Misselwitz, U. Hecht and F. Gerfers, "A 56 GHz 19 fs RMS-Jitter Sub-Sampling Phase-Locked Loop for 112 Gbit/s Transceivers", 2021 IEEE International Symposium on Circuits and Systems (ISCAS), Daegu, Korea, 2021, pp. 1-5, doi: 10.1109/ISCAS51556.2021.9401543. © 2021 IEEE. Personal use of this material is permitted. Permission from IEEE must be obtained for all other uses, in any current or future media, including reprinting/republishing this material for advertising or promotional purposes, creating new collective works, for resale or redistribution to servers or lists, or reuse of any copyrighted component of this work in other works.



Fig. 7: Simulated spectrum of the entire SSPLL in lock; The spacing of the points is the reference frequency (1 GHz).



Fig. 8: Simulated phase noise profile of the entire SSPLL in lock with annotated VCO noise and possible reference phase noise profiles. The loop bandwidth is around 100 MHz, the integrated RMS jitter from 10 kHz to 1 GHz amounts to 18.5 fs.

Pre-layout parasitic estimations have been included. For some circuits such as the oscillator more realistic parasitic models have been extracted as these layouts have been already created.

Figure 7 shows the simulated spectrum of the SSPLL. The circuit shows only low power reference spurs (−38.7 dBc) and some harmonics. The latter however pose no issue as the third harmonic is so high in frequency that it is being filtered out. The second harmonic is unwanted in communication systems running at 112 Gbit/s, but the power is so low that this is unproblematic. Simulations with circuit mismatches included show no further raise of the second harmonic.

Figure 8 shows the phase noise of the PLL. The bandwidth is around 100 MHz, an optimal partition between loop noise and VCO noise. The lower frequency range is dominated by the flicker noise of the charge pump. Here a chopped amplifier approach could be used in order to lower the noise in this

TABLE I: Performance Comparison

Work	This Work	JSSC'20 [14]	JSSC'15 [15]	ASSCC'19 [16]
Architecture Technology	<b>SSPLL</b> $22 \text{ nm}$	<b>SSPLL</b> $40 \text{ nm}$	<b>SSPLL</b> $40 \text{ nm}$	<b>SSPLL</b> $65 \text{ nm}$
Ref. Frequency (MHz)	1000	200	40	50
<b>Frequency Range</b> (GHz)	$54 - 60$	$12 - 16$	$53.3 - 63.3$	$55.5 - 62$
PN @ 1 MHz (dBc/Hz)	$-127$	$-115$	$-92$	$-95$
Integrated Jitter <sup>1</sup> $(f_s)$	19 <sup>2</sup>	56 <sup>2</sup>	$200^2$	$236^3$
Reference Spurs (dBc)	$-39$	$-72$	$-40$	$-52$
Power (mW)	32	7.2	42	23
F <sub>0</sub> M <sup>4</sup>	$-259$	$-256$	$-208$	$-239$
$J_{\rm PMS} = \frac{1}{2\pi\epsilon}$	$f_2$ $\overline{2}$ $\mathcal{L}(f)$ df [17]			

$$
{}^{1} J_{RMS} = \frac{1}{2\pi f_0} \sqrt{2 \int_{f_1}^{2} \mathcal{L}(f) \, df} [17]
$$
  
<sup>2</sup> Range: 1 kHz – 1 GHz <sup>3</sup> Range: 1 kHz – 100 MHz

 $4 \text{FoM} = 20 \log_{10} (J_{\text{RMS}}/1 \text{ s}) + 10 \log_{10} (P_{\text{DC}}/1 \text{ mW})$ 

28 18 negligible, as the phase noise of the reference signal will<br>dominate. The graph includes the phase noise profiles of a<br>commercial high performance laboratory signal generator [11] The former tota<br>the influence of<br>(approximately 2) frequency band, however for some reference generators this is negligible, as the phase noise of the reference signal will commercial high performance laboratory signal generator [11] as well as a highest purity crystal oscillator module [12]. The former totally shadows the flicker noise. Furthermore, the influence of this region on the total jitter is not high (approximately  $2\%$ ). The total integrated jitter from 1 kHz to 1 GHz amounts to approximately 18.5 fs.

# IV. CONCLUSION

This paper presents a 56 GHz sub-sampling phase-locked loop for use in a 112 Gbit/s optical transceivers. The voltagecontrolled oscillator uses a specialized combined resonator for highest phase noise performance with  $\mathcal{L} = -93 \text{ dBc/Hz}$ at an offset frequency of 1 MHz. The loop bandwidth is around 100 MHz for optimizing the noise partitioning between the in-band and the out-of-band phase noise. The frequency locking is implemented with three by-two and one by-seven frequency dividers, a classical phase-frequency detector with dead zone and a specialized digital counter for controlling the four frequency calibration bits of the oscillator. The sampler and the charge pump both have a dummy input to reduce reference spurs. The integrated jitter (10 kHz to 1 GHz) amounts to 18.5 fs, the phase noise at an offset frequency of 1 MHz is −127 dBc/Hz. The resulting Figure-of-Merit (FoM) [13] is an outstanding −259 dB.

Table I shows the comparison with other state-of-the-art PLL implementations, where the proposed work shows a very competitive design. A tape-out of the SSPLL is preparation.

#### **ACKNOWLEDGMENT**

The authors would like to thank GLOBALFOUNDRIES for the University Multi Project Wafer Program and the BMBF (German Ministry for Education and Research) for funding this work within the *fast* initiative. Furthermore, the authors would like to thank Ravi Subramanian and Mentor for Analog FastSPICE (AFS) support.

This paper has been accepted for publication as: P. Kurth, K. Misselwitz, U. Hecht and F. Gerfers, "A 56 GHz 19 fs RMS-Jitter Sub-Sampling Phase-Locked Loop for 112 Gbit/s Transceivers", 2021 IEEE International Symposium on Circuits and Systems (ISCAS), Daegu, Korea, 2021, pp. 1-5, doi: 10.1109/ISCAS51556.2021.9401543. © 2021 IEEE. Personal use of this material is permitted. Permission from IEEE must be obtained for all other uses, in any current or future media, including reprinting/republishing this material for advertising or promotional purposes, creating new collective works, for resale or redistribution to servers or lists, or reuse of any copyrighted component of this work in other works.

#### **REFERENCES**

- [1] N. Haghighi, P. Moser, and J. A. Lott, "Power, Bandwidth, and Efficiency of Single VCSELs and Small VCSEL Arrays," *IEEE Journal of Selected Topics in Quantum Electronics*, vol. 25, no. 6, pp. 1–15, 2019.
- [2] W. Huang, W. Chang, C. Wei, J. Liu, Y. Chen, K. Chi, C. Wang, J. Shi, and J. Chen, "93% Complexity Reduction of Volterra Nonlinear Equalizer by l1-Regularization for 112-Gbps PAM-4 850-nm VCSEL Optical Interconnect," in *2018 Optical Fiber Communications Conference and Exposition (OFC)*, 2018, pp. 1–3.
- [3] U. Hecht, N. Ledentsov, L. Chorchos, P. Kurth, N. N. Ledentsov, and F. Gerfers, "Up to 30-Fold BER Improvement using a Data-Dependent FFE Switching Technique for 112Gbit/s PAM-4 VCSEL Based Links," in *2020 Optical Fiber Communications Conference and Exhibition (OFC)*, 2020, pp. 1–3.
- [4] M. Runge, P. Scholz, and F. Gerfers, "A 44fs RMS Jitter 6GHz Limiting Amplifier in 22nm CMOS FDSOI," in *2019 12th German Microwave Conference (GeMiC)*, 2019, pp. 111–114.
- [5] Z. Ru, P. Geraedts, E. Klumperink, X. He, and B. Nauta, "A 12GHz 210fs 6mW digital PLL with sub-sampling binary phase detector and voltage-time modulated DCO," in *2013 Symposium on VLSI Circuits*, 2013, pp. C194–C195.
- [6] A. Li, Y. Chao, X. Chen, L. Wu, and H. C. Luong, "A Spur-and-Phase-Noise-Filtering Technique for Inductor-Less Fractional-N Injection-Locked PLLs," *IEEE Journal of Solid-State Circuits*, vol. 52, no. 8, pp. 2128–2140, 2017.
- [7] X. Gao, E. Klumperink, and B. Nauta, "Sub-Sampling PLL Techniques," English, in *IEEE Custom Integrated Circuits Conference, CICC 2015*, ser. Proceedings EEE Custom Integrated Circuits Conference (CICC), 10.1109/CICC.2015.7338420, United States: IEEE, Sep. 2015, pp. 1–8.
- [8] I. G. Finvers, J. W. Haslett, and F. N. Trofimenkoff, "Noise Analysis of a Continuous-Time Auto-Zeroed Amplifier," *IEEE Transactions on Circuits and Systems II: Analog and Digital Signal Processing*, vol. 43, no. 12, pp. 791–800, 1996.
- [9] A. Hajimiri and T. H. Lee, "Design issues in CMOS differential LC oscillators," *IEEE Journal of Solid-State Circuits*, vol. 34, no. 5, pp. 717–724, May 1999.
- [10] S.-W. Hwang and Y. Moon, "Divide-by-N and divide-by-N/N+1" prescalers based on a shift register and a multi-input NOR gate," *IEICE Electronics Express*, vol. 9, pp. 1611–1616, Jan. 2012.
- [11] Rohde&Schwarz GmbH & Co. KG. "R&S SMB100A Signal Generator Fact Sheet." (2020), [Online]. Available: https://scdn.rohde-schwarz. com / ur / pws / dl downloads / dl common library / dl brochures and datasheets/pdf 1/fact sheet SMB100A v2.00.pdf.
- [12] Wenzel Associates, Inc. "Wenzel Golden Phase Noise Crystal Oscillators 700 MHz to 12 GHz." (2020), [Online]. Available: https: //wenzel.com/product/crystal-oscillators/oven-controlled/700-mhz-to-12-ghz.
- [13] X. Gao, E. A. M. Klumperink, P. F. J. Geraedts, and B. Nauta, "Jitter Analysis and a Benchmarking Figure-of-Merit for Phase-Locked Loops," *IEEE Transactions on Circuits and Systems II: Express Briefs*, vol. 56, no. 2, pp. 117–121, 2009.
- [14] Z. Zhang, G. Zhu, and C. Patrick Yue, "A 0.65-V 12-16-GHz Sub-Sampling PLL With 56.4-fsrms Integrated Jitter and -256.4-dB FoM," *IEEE Journal of Solid-State Circuits*, vol. 55, no. 6, pp. 1665–1683, Jun. 2020.
- [15] V. Szortyka, Q. Shi, K. Raczkowski, B. Parvais, M. Kuijk, and P. Wambacq, "A 42 mW 200 fs-Jitter 60 GHz Sub-Sampling PLL in 40 nm CMOS," *IEEE Journal of Solid-State Circuits*, vol. 50, no. 9, pp. 2025–2036, 2015.
- [16] B. Jiang and H. C. Luong, "A 23-mW 60-GHz Differential Sub-Sampling PLL with an NMOS-Only Differential-Inductively-Tuned VCO," in *2019 IEEE Asian Solid-State Circuits Conference (A-SSCC)*, 2019, pp. 279–282.
- [17] D. C. Lee, "Analysis of Jitter in Phase-Locked Loops," *IEEE Transactions on Circuits and Systems II: Analog and Digital Signal Processing*, vol. 49, no. 11, pp. 704–711, Nov. 2002.

This paper has been accepted for publication as: P. Kurth, K. Misselwitz, U. Hecht and F. Gerfers, "A 56 GHz 19 fs RMS-Jitter Sub-Sampling Phase-Locked Loop for 112 Gbit/s Transceivers", 2021 IEEE International Symposium on Circuits and Systems (ISCAS), Daegu, Korea, 2021, pp. 1-5, doi: 10.1109/ISCAS51556.2021.9401543. © 2021 IEEE. Personal use of this material is permitted. Permission from IEEE must be obtained for all other uses, in any current or future media, including reprinting/republishing this material for advertising or promotional purposes, creating new collective works, for resale or redistribution to servers or lists, or reuse of any copyrighted component of this work in other works.